

Failure Modes, Effects and Diagnostic Analysis

Project:
Surge protective devices
D9410S and D9420S

Customer: G.M. International s.r.l Villasanta Italy

Contract No.: GM 17/11-006

Report No.: GM 17/11-006 R007

Version V1, Revision R0, March 2018

Stephan Aschenbrenner



Management summary

This report summarizes the results of the hardware assessment carried out on D9410S and D9420S with hardware version as listed in the drawings referenced in section 2.5.1. Table 1 gives an overview of the different configurations that belong to the considered D9410S and D9420S.

The hardware assessment consists of a Failure Modes, Effects and Diagnostics Analysis (FMEDA). A FMEDA is one of the steps taken to achieve functional safety assessment of a device per IEC 61508. From the FMEDA, failure rates are determined and consequently the Safe Failure Fraction (SFF) is calculated for the device. For full assessment purposes all requirements of IEC 61508 must be considered.

Only the described configurations were analyzed. All other possible variants or electronics are not covered by this report.

Surge protective devices are not considered to be elements according to IEC 61508-4 section 3.4.5 as they are not performing one or more element safety functions. Therefore, there is no need to calculate a SFF (Safe Failure Fraction). Only the interference on safety functions needs to be considered. This interference is expressed in a contribution to the overall PFD_{AVG} / PFH.

The failure rates used in this analysis are from the *exida* Electrical Component Reliability Handbook ([N3]) for Profile 1 ¹.

Table 1: Configuration overview

D9410S	Surge protection device with integrated status indicator and integrated maintenance disconnector for one 2-wire floating Ex-i signal circuit. Nominal voltage: 24 VDC.
D9420S	Surge protection device with integrated status indicator and integrated maintenance disconnector for one 3-wire Ex-i signal circuit including common reference potential. For HF applications. Indirect grounding via gas-filled surge arrester. Nominal voltage: 24 VDC.

The following tables show how the above stated requirements are fulfilled.

¹ See Appendix 3 for further details on the selected profile.



Table 2: D9410S – Failure rates ²

	exida Profile 1	
	Analysis 1 ³	Analysis 2 ⁴
Failure category	Failure rates (in FIT)	Failure rates (in FIT)
Fail Safe Detected (λ _{SD})	0	0
Fail Safe Undetected (λ _{SU})	2.9	2.9
Fail Dangerous Detected (λ _{DD})	0	3.5
Fail Dangerous Undetected (λ _{DU})	8.9	5.4
Total failure rate (interfering with SIF)	11.8	11.8

Table 3: D9420S - Failure rates ²

	exida Profile 1	
	Analysis 1 ³	Analysis 2 ⁴
Failure category	Failure rates (in FIT)	Failure rates (in FIT)
Fail Safe Detected (λ _{SD})	0	0
Fail Safe Undetected (λsu)	2.1	2.1
Fail Dangerous Detected (λ _{DD})	0	19.1
Fail Dangerous Undetected (λ _{DU})	24.9	5.8

Total failure rate (interfering with SIF)	27.0	27.0
---	------	------

The failure rates are valid for the useful life of D9410S and D9420S (see Appendix 2).

² It is assumed that complete practical fault insertion tests can demonstrate the correctness of the failure effects assumed during the FMEDA.

³ Analysis 1 represents a worst-case analysis.

⁴ Analysis 2 represents an analysis with the assumption that line short circuits and short circuits to GND are detectable or do not have an effect.



Table of Contents

Ма	nage	ement summary	2
1	Purp	pose and Scope	5
2	Proj	ect management	6
	2.1	exida	6
	2.2	Roles of the parties involved	6
	2.3	Standards / Literature used	6
	2.4	exida tools used	6
	2.5	Reference documents	
		2.5.1 Documentation provided by the manufacturer	7
		2.5.2 Documentation generated by exida	7
3	Des	cription of the analyzed devices	8
4	Fail	ure Modes, Effects, and Diagnostic Analysis	10
	4.1	Description of the failure categories	10
	4.2	Methodology – FMEDA, Failure rates	11
		4.2.1 FMEDA	11
		4.2.2 Failure rates	11
	4.3	Assumptions	12
	4.4	Results	12
		4.4.1 D9410S	
		4.4.2 D9420S	14
5	Usir	ng the FMEDA results	15
	5.1	Example PFD _{AVG} / PFH calculation	15
6	Terr	ns and Definitions	17
7	Stat	tus of the document	18
	7.1	Liability	18
	7.2	Releases	18
	7.3	Release Signatures	18
App	pend	lix 1: Possibilities to reveal dangerous undetected faults during the proof test	19
	App	pendix 1.1: Proof test to detect dangerous undetected faults	19
App	pend	lix 2: Impact of lifetime of critical components on the failure rate	20
Apr	end	lix 3: exida Environmental Profiles	21



1 Purpose and Scope

This document shall describe the results of hardware assessment according to IEC 61508 carried out on D9410S and D9420S as listed in the drawings referenced in section 2.5.1. The FMEDA builds the basis for an evaluation whether an element including the described D9410S and D9420S meets the average Probability of Failure on Demand (PFDAVG) / Probability of dangerous Failure per Hour (PFH) requirements and if applicable the architectural constraints / minimum hardware fault tolerance requirements per IEC 61508 / IEC 61511. It **does not** consider any calculations necessary for proving intrinsic safety or the correct functioning of the Surge Protective Device.



2 Project management

2.1 exida

exida is one of the world's leading accredited Certification Bodies and knowledge companies specializing in automation system safety and availability with over 300 years of cumulative experience in functional safety. Founded by several of the world's top reliability and safety experts from assessment organizations and manufacturers, exida is a global company with offices around the world. exida offers training, coaching, project oriented system consulting services, safety lifecycle engineering tools, detailed product assurance, cyber-security and functional safety certification, and a collection of on-line safety and reliability resources. exida maintains a comprehensive failure rate and failure mode database on process equipment.

2.2 Roles of the parties involved

G.M. International s.r.l Supplier of D9410S and D9420S

exida Performed the hardware assessment.

G.M. International s.r.l contracted *exida* in February 2018 with creation of this report.

2.3 Standards / Literature used

The services delivered by *exida* were performed based on the following standards / literature.

[N1]	IEC 61508-2:2010	Functional safety of electrical/electronic/ programmable electronic safety-related systems – Part 2: Requirements for electrical/electronic/ programmable electronic safety related systems
[N2]	IEC 61508-4:2010	Functional safety of electrical/electronic/ programmable electronic safety-related systems – Part 4: Definitions and abbreviations
[N3]	Electrical Component Reliability Handbook, 3rd Edition, 2012	exida LLC, Electrical Component Reliability Handbook, Third Edition, 2012, ISBN 978-1- 934977-04-0

2.4 exida tools used

[T1]	SILcal V8.0.11	FMEDA Tool
[T2]	exSILentia V3.3.0.309	SIL Verification Tool



2.5 Reference documents

2.5.1 Documentation provided by the manufacturer

[D1]	SIL- FMEDA-Bericht TTC_Mehrstufig_n_plug_R00_V04.pdf	Safety considerations for D9410S and D9420S including parts lists and circuit diagrams; R00.V04 of 29.09.2016
[D2]	2017.10.12 SIL Declaration of Identity.pdf	Product identity declaration from the supplier; 12.10.2017

The list above only means that the referenced documents were provided as basis for the FMEDA but it does not mean that exida checked the correctness and completeness of these documents.

2.5.2 Documentation generated by exida

[R1]	FMEDA_TTC-6-1x2-M-EXI_V1R0.efm of 26.09.2016
[R2]	FMEDA_TTC-6-1x2-M-EXI_w_ED_V1R0.efm of 26.09.2016
[R3]	FMEDA_TTC-6-3-HF-F-MI_&_TTC-6-3-HF-F-M-EXI _V1R0.efm of 26.09.2016
[R4]	FMEDA_TTC-6-3-HF-F-MI_&_TTC-6-3-HF-F-M-EXI _w_ED_V1R1.efm of 14.11.2016



3 Description of the analyzed devices

The FMEDA of the surge protective devices D9410S and D9420S has been carried out on the parts indicated in the following figures.




Figure 1: Circuit diagram of D9410S




Figure 2: Circuit diagram of D9420S



The following two figures Figure 3 and Figure 4 show how the surge protective devices (SPD) can be connected to other devices. All considered surge protective devices can be used with analog or binary devices.




Figure 3: Connection with analog devices



Figure 4: Connection with binary devices

Figure 5 shows how faults of the surge protective devices on the actuator side can be detected. On the sensor side faults can be detected by the safety PLC via an out of range check as the input signal will be outside the allowed range of 4-20mA or 2-10V in case of line short circuits and short circuits to GND.




Figure 5: Connection for fault detection



4 Failure Modes, Effects, and Diagnostic Analysis

The Failure Modes, Effects, and Diagnostic Analysis was done together with the manufacturer of D9410S and D9420S and is documented in [R1] to [R4]. Failures have been classified according to the following failure categories.

4.1 Description of the failure categories

In order to judge the failure behavior of D9410S and D9420S, the following definitions for the failure of the products were considered.

Fail-Safe State The fail-safe state is defined as the output corresponding to the fail-

> safe output specified for the individual safety function. A dangerous failure is therefore a failure that does not correspond to the input signal of the SPD and therefore leads to a corrupted analog or binary

output signal.

A safe failure (S) is defined as a failure that plays a part in

implementing the safety function that:

a) results in the spurious operation of the safety function to put the EUC (or part thereof) into a safe state or maintain a safe state; or,

b) increases the probability of the spurious operation of the safety function to put the EUC (or part thereof) into a safe state or

maintain a safe state.

A dangerous failure (D) is defined as a failure that plays a part in

implementing the safety function that:

a) prevents a safety function from operating when required (demand mode) or causes a safety function to fail (continuous mode) such that the EUC is put into a hazardous or potentially hazardous

state: or.

b) decreases the probability that the safety function operates

correctly when required.

Dangerous Undetected Failure that is dangerous and that is not being diagnosed by internal

or external diagnostics (DU).

Dangerous Detected Failure that is dangerous but is detected by external diagnostics (DD).

> Failure mode of a component that plays a part in implementing the safety function but is neither a safe failure nor a dangerous failure.

> Component that plays no part in implementing the safety function but

is part of the circuit diagram and is listed for completeness.

Safe

Dangerous

No effect

No part



4.2 Methodology - FMEDA, Failure rates

4.2.1 **FMEDA**

A Failure Modes and Effects Analysis (FMEA) is a systematic way to identify and evaluate the effects of different component failure modes, to determine what could eliminate or reduce the chance of failure, and to document the system in consideration.

A FMEDA (Failure Modes, Effects, and Diagnostic Analysis) is a FMEA extension. It combines standard FMEA techniques with extension to identify online diagnostics techniques and the failure modes relevant to safety instrumented system design. It is a technique recommended to generate failure rates for each important category (safe detected, safe undetected, dangerous detected, dangerous undetected, fail high, fail low) in the safety models. The format for the FMEDA is an extension of the standard FMEA format from MIL STD 1629A, Failure Modes and Effects Analysis.

4.2.2 Failure rates

The failure rate data used by *exida* in this FMEDA is from the Electrical Component Reliability Handbook ([N3]) which was derived using over ten billion unit operational hours of field failure data from multiple sources and failure data from various databases. The rates were chosen in a way that is appropriate for safety integrity level verification calculations. The rates were chosen to match operating stress conditions typical of an industrial field environment similar to *exida* Profile 1. It is expected that the actual number of field failures due to random events will be less than the number predicted by these failure rates.

For hardware assessment according to IEC 61508 only random equipment failures are of interest. It is assumed that the equipment has been properly selected for the application and is adequately commissioned such that early life failures (infant mortality) may be excluded from the analysis.

Failures caused by external events however should be considered as random failures. Examples of such failures are loss of power or physical abuse.

The assumption is also made that the equipment is maintained per the requirements of IEC 61508 or IEC 61511 and therefore a preventative maintenance program is in place to replace equipment before the end of its "useful life".

The user of these numbers is responsible for determining their applicability to any particular environment. Accurate plant specific data may be used for this purpose. If a user has data collected from a good proof test reporting system such as exida SILStatTM that indicates higher failure rates, the higher numbers shall be used. Some industrial plant sites have high levels of stress. Under those conditions the failure rate data is adjusted to a higher value to account for the specific conditions of the plant.



4.3 Assumptions

The following assumptions have been made during the Failure Modes, Effects, and Diagnostic Analysis of D9410S and D9420S.

- Failure rates are constant, wear out mechanisms are not included.
- Propagation of failures is not relevant.
- Practical fault insertion tests can demonstrate the correctness of the failure effects assumed during the FMEDA.
- The device is installed per manufacturer's instructions.
- The device is used within its specified limits.
- Sufficient tests are performed prior to shipment to verify the absence of vendor and/or manufacturing defects that prevent proper operation of specified functionality to product specifications or cause operation different from the design analyzed.
- For safety applications only the described configurations are considered.
- In case of multiple channel devices only one channel is part of the considered safety function. If multiple channels are used in a safety function then the given failure rates need to be multiplied by the number of used channels.
- External power supply failure rates are not included.
- The Mean Time to Restoration (MTTR) is 24 hours.
- Devices using differential transmission mode and which are decoupled from earth via GDT, don't have any connected potential on terminal 3 and 6. In case of connected potential to terminal 3 or 6, the dangerous undetected failure rate (λ_{DU}) of the equivalent article without decoupling from earth shall be used.

4.4 Results

For the calculation the following has to be noted:

λ_{total} consists of the sum of all component failure rates. This means:

 $\lambda_{total} = \lambda_{SD} + \lambda_{SU} + \lambda_{DD} + \lambda_{DU}$



4.4.1 D9410S

The FMEDA carried out on the surge protective device D9410S under the assumptions described in section 4.3 and the definitions given in section 4.1 to the following failure rates.

	exida Profile 1	
	Analysis 1 ⁵	Analysis 2 ⁶
Failure category	Failure rates (in FIT)	Failure rates (in FIT)
Fail Safe Detected (λsD)	0	0
Fail Safe Undetected (λ _{SU})	2.9	2.9
Fail Dangerous Detected (λ _{DD})	0	3.5
Fail Dangerous Undetected (λ _{DU})	8.9	5.4
Total failure rate (interfering with SIF)	11.8	11.8
No effect	38.8	38.8
No part	0	0

⁵ Analysis 1 represents a worst-case analysis.

⁶ Analysis 2 represents an analysis with the assumption that line short circuits and short circuits to GND are detectable or do not have an effect.



4.4.2 D9420S

No part

The FMEDA carried out on the surge protective device D9420S under the assumptions described in section 4.3 and the definitions given in section 4.1 to the following failure rates.

	exida Profile 1	
	Analysis 1 ⁷	Analysis 2 ⁸
Failure category	Failure rates (in FIT)	Failure rates (in FIT)
Fail Safe Detected (λ _{SD})	0	0
Fail Safe Undetected (λsυ)	2.1	2.1
Fail Dangerous Detected (λ _{DD})	0	19.1
Fail Dangerous Undetected (λ _{DU})	24.9	5.8
Total failure rate (interfering with SIF)	27.0	27.0
No effect	40.6	40.6

0

0

⁷ Analysis 1 represents a worst-case analysis.

⁸ Analysis 2 represents an analysis with the assumption that line short circuits and short circuits to GND are detectable or do not have an effect.



5 Using the FMEDA results

It is the responsibility of the Safety Instrumented Function designer to do calculations for the entire SIF. *exida* recommends the accurate Markov based exSILentia tool for this purpose. The following section describes how to apply the results of the FMEDA.

5.1 Example PFD_{AVG} / PFH calculation

The following results must be considered in combination with PFD_{AVG} values of other devices of a Safety Instrumented Function (SIF) in order to determine suitability for a specific Safety Integrity Level (SIL).

An average Probability of Failure on Demand (PFD_{AVG}) calculation is performed for a single (1001) D9420S with *exida's* exSILentia tool. The failure rate data used in this calculation are displayed in section 4.4.2. A mission time of 10 years has been assumed, a Mean Time to Restoration of 24 hours and a maintenance capability of 100%. Table 4 lists the results for different proof test intervals considering a proof test coverage of 99% (see Appendix 1.1).

Table 4: PFD_{AVG} / PFH values

T[Proof] = 1 year	T[Proof] = 5 years	PFH
PFD _{AVG} = 2.83E-05	PFD _{AVG} = 1.30E-04	PFH = 5.84E-09 1/h

For SIL3 the overall PFD $_{AVG}$ shall be better than 1.00E-03 and the PFH shall be better than 1.00E-07 1/h. As the surge protective device is contributing to the entire safety function it should only consume a certain percentage of the allowed range. Assuming 5% of this range as a reasonable budget it should be better than or equal to 5.00E-05 or 5.00E-09 1/h, respectively. The PFH value and the calculated PFD $_{AVG}$ value for a proof test interval of 1 year are within the allowed range for SIL 3 according to table 2 of IEC 61508-1

In order to check whether the above mentioned requirements (for identical assumptions) are fulfilled for a device listed in sections 4.4.1 and 4.4.2 the lambda λ_{DU} of the selected article must be below or equal to the values presented in Table 5 or Table 6, respectively.

Table 5: λ_{DU} limit for low demand mode applications

T[Proof]	Maximum allowed λ _{DU}	Budget of SIF for SIL 3		
1 year	λ _{DU} ≤ 10 FIT	≈ 5%		
1 year	λ _{DU} ≤ 20 FIT	≈ 10%		
1 year	λ _{DU} ≤ 30 FIT	≈ 15%		
0.5 years	λ _{DU} ≤ 18 FIT	≈ 5%		
0.5 years	λ _{DU} ≤ 37 FIT	≈ 10%		



Table 6: λ_{DU} limit for high demand mode applications

Maximum allowed λ _{DU}	Budget of SIF for SIL 3
λ _{DU} ≤ 5 FIT	5%
λ _{DU} ≤ 10 FIT	10%
λ _{DU} ≤ 15 FIT	15%
λ _{DU} ≤ 20 FIT	20%
λ _{DU} ≤ 25 FIT	25%

The resulting PFD_{AVG} graphs generated from the exSILentia tool for a proof test of 1 year are displayed in Figure 6.

Final Element Group 1: D9420S




Figure 6: PFD_{AVG}(t)

An average Probability of Failure on Demand (PFD $_{AVG}$) calculation performed for homogenous redundant (1002) surge protective devices (according to analysis 2) considering a proof test coverage of 99% (see Appendix 1.1), a mission time of 10 years, a Mean Time To Restoration of 24 hours, a maintenance capability of 100% and a common cause factor of 10% would result in a PFD $_{AVG}$ value for a one year proof test interval of 10% of the PFD $_{AVG}$ value for 1001.



6 Terms and Definitions

FIT Failure In Time (1x10⁻⁹ failures per hour)

FMEDA Failure Modes, Effects, and Diagnostic Analysis

HFT Hardware Fault Tolerance

Low demand mode Mode where the frequency of demands for operation made on a safety-

related system is no greater than one per year and no greater than twice

the proof test frequency.

High demand mode Mode, where the frequency of demands for operation made on a safety-

related system is greater than twice the proof check frequency.

MTBF Mean Time Between Failure

PFD_{AVG} Average Probability of Failure on Demand
PFH Probability of dangerous Failure per Hour

SFF Safe Failure Fraction summarizes the fraction of failures which lead to a

safe state and the fraction of failures which will be detected by

diagnostic measures and lead to a defined safety action.

SIF Safety Instrumented Function

SIL Safety Integrity Level

SPD Surge Protective Device

T[Proof] Proof Test Interval



7 Status of the document

7.1 Liability

exida prepares reports based on methods advocated in International standards. Failure rates are obtained from a collection of industrial databases. *exida* accepts no liability whatsoever for the use of these numbers or for the correctness of the standards on which the general calculation methods are based.

Due to future potential changes in the standards, best available information and best practices, the current FMEDA results presented in this report may not be fully consistent with results that would be presented for the identical product at some future time. As a leader in the functional safety market place, *exida* is actively involved in evolving best practices prior to official release of updated standards so that our reports effectively anticipate any known changes. In addition, most changes are anticipated to be incremental in nature and results reported within the previous three year period should be sufficient for current usage without significant question.

Most products also tend to undergo incremental changes over time. If an *exida* FMEDA has not been updated within the last three years and the exact results are critical to the SIL verification you may wish to contact the product vendor to verify the current validity of the results.

7.2 Releases

Version History: V1R0: Review comments incorporated; March 28, 2018

V0R1 Initial version; March 15, 2018

Author: Stephan Aschenbrenner

Review: V0R1: Jürgen Hochhaus (exida); March 22, 2018

Roberto Zilio (G.M. International s.r.l); March 22, 2018

Release status: Released to G.M. International s.r.l.

7.3 Release Signatures

Dipl.-Ing. (Univ.) Stephan Aschenbrenner, Partner

Dipl.-Ing. (FH) Jürgen Hochhaus, Senior Safety Engineer



Appendix 1: Possibilities to reveal dangerous undetected faults during the proof test

According to section 7.4.5.2 f) of IEC 61508-2 proof tests shall be undertaken to reveal dangerous faults which are undetected by diagnostic tests.

This means that it is necessary to specify how dangerous undetected faults which have been noted during the FMEDA can be detected during proof testing.

Appendix 1 shall be considered when writing the safety manual as it contains important safety related information.

Appendix 1.1: Proof test to detect dangerous undetected faults

A suggested proof test consists of the following steps, as described in Table 7.

Table 7 Steps for a possible proof test

Step	Action
1	Bypass the connected safety device(s) or take other appropriate action to avoid a false trip
2	Apply known values (representing the entire signal range) to the loop and verify that the loop values are within the expected tolerance.
3	Restore the loop to full operation
4	Remove the bypass from the connected safety device(s) or otherwise restore normal operation

This test will detect approximately 99% of possible "du" failures of D9410S and D9420S.



Appendix 2: Impact of lifetime of critical components on the failure rate

According to section 7.4.9.5 of IEC 61508-2, a useful lifetime, based on experience, should be assumed.

Although a constant failure rate is assumed by the probabilistic estimation method (see section 4.3) this only applies provided that the useful lifetime⁹ of components is not exceeded. Beyond their useful lifetime the result of the probabilistic calculation method is therefore meaningless, as the probability of failure significantly increases with time. The useful lifetime is highly dependent on the component itself and its operating conditions – temperature in particular (for example, electrolytic capacitors can be very sensitive).

This assumption of a constant failure rate is based on the bathtub curve, which shows the typical behavior for electronic components. Therefore it is obvious that the PFD_{AVG} calculation is only valid for components which have this constant domain and that the validity of the calculation is limited to the useful lifetime of each component.

It is assumed that early failures are detected to a huge percentage during the installation period and therefore the assumption of a constant failure rate during the useful lifetime is valid.

The surge protective devices D9410S and D9420S do not contain components with reduced useful lifetime which are contributing to the dangerous undetected failure rate and therefore to the PFD_{AVG} calculation. Therefore there is no limiting factor to the useful lifetime.

When plant experience indicates a shorter useful lifetime than indicated in this appendix, the number based on plant experience should be used.

-

⁹ Useful lifetime is a reliability engineering term that describes the operational time interval where the failure rate of a device is relatively constant. It is not a term which covers product obsolescence, warranty, or other commercial issues.



Appendix 3: exida Environmental Profiles

exida Profile	1	2	3	4	5	6
Description (Electrical)	Cabinet mounted/ Climate Controlled	Low Power Field Mounted no self- heating	General Field Mounted self-heating	Subsea	Offshore	N/A
Description (Mechanical)	Cabinet mounted/ Climate Controlled	General Field Mounted	General Field Mounted	Subsea	Offshore	Process Wetted
IEC 60654-1 Profile	B2	C3 also applicable for D1	C3 also applicable for D1	N/A	C3 also applicable for D1	N/A
Average Ambient Temperature	30°C	25°C	25°C	5°C	25°C	25°C
Average Internal Temperature	60°C	30°C	45°C	5°C	45°C	Process Fluid Temp.
Daily Temperature Excursion (pk-pk)	5°C	25°C	25°C	0°C	25°C	N/A
Seasonal Temperature Excursion (winter average vs. summer average)	5°C	40°C	40°C	2°C	40°C	N/A
Exposed to Elements/Weather Conditions	No	Yes	Yes	Yes	Yes	Yes
Humidity ¹⁰	0-95% Non- Condensing	0-100% Condensing	0-100% Condensing	0-100% Condensing	0-100% Condensing	N/A
Shock ¹¹	10 g	15 g	15 g	15 g	15 g	N/A
Vibration ¹²	2 g	3 g	3 g	3 g	3 g	N/A
Chemical Corrosion ¹³	G2	G3	G3	G3	G3	Compatible Material
Surge ¹⁴			1	Γ	1	T
Line-Line	0.5 kV	0.5 kV	0.5 kV	0.5 kV	0.5 kV	N/A
Line-Ground	1 kV	1 kV	1 kV	1 kV	1 kV	/. •
EMI Susceptibility ¹⁵			<u>-</u>		<u>-</u>	<u>-</u>
80MHz to 1.4 GHz	10V /m	10V /m	10V /m	10V /m	10V /m	
1.4 GHz to 2.0 GHz	3V/m	3V/m	3V/m	3V/m	3V/m	N/A
2.0Ghz to 2.7 GHz	1V/m	1V/m	1V/m	1V/m	1V/m	
ESD (Air) ¹⁶	6kV	6kV	6kV	6kV	6kV	N/A

¹⁰ Humidity rating per IEC 60068-2-3

¹¹ Shock rating per IEC 60068-2-27

¹² Vibration rating per IEC 60068-2-6

¹³ Chemical Corrosion rating per ISA 71.04

¹⁴ Surge rating per IEC 61000-4-5

¹⁵ EMI Susceptibility rating per IEC 6100-4-3

¹⁶ ESD (Air) rating per IEC 61000-4-2